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Abstract
This thesis proposes a new methodology for design verification of power electronics
systems subject to bounded uncertain inputs. In this method, the power electronics
system, which consists of the power electronics converter circuit and the associated
controller, is described by a switched-linear state-space representation, where some or all of
the inputs may vary without control over some bounded range (e.g. load current, source
voltage). The method relies on the solution to the reachability problem associated with
this system, which is the computation of the set of all possible system trajectories that
arise from different initial conditions, uncontrolled inputs, and inherent switching. The
system design verification problem is solved by verifying that this set, called the reach set,
remains within a region of the state-space defined by performance requirements (e.g.
output voltage tolerance specifications, component voltage and current limits). Algorithms
to solve the reachability problem for power electronics converters operating under both
open-loop and closed-loop control are provided. The application of this method is
illustrated through buck and boost converter simulation examples. Experimental validation
of the method is carried out in a buck converter.
Existing power electronics system design verification methods rely heavily on
time-domain simulations. For each simulation, the set of possible inputs is randomly
sampled to obtain a particular operating condition. A very large number of simulations are
required in order to verify the behavior of the system for all possible operating conditions.
These simulation-based methods also typically rely on the small-signal average model of
the power electronics system. This model ignores the effects of switching and is only valid
ii
for small perturbations around the nominal operating point of the system. With the
proposed methodology, it is only necessary to solve one set of matrix differential equations
to account for all possible operating conditions. Furthermore, the proposed method uses a
switched-linear model of power electronics systems, which is capable of capturing the full
large-signal behavior of the system. Thus, the proposed methodology aims to produce a
complete and computationally tractable solution to the power electronics system design
verification problem.
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Chapter 1
Introduction
In this introductory chapter, the need to develop a new methodology for design
verification of power electronics systems subject to bounded uncertain inputs is discussed.
In order to put this research in the appropriate context, a review of existing design
verification techniques is provided as well as some work relevant to this research. To
facilitate the reading process, and highlight the main contributions of this thesis, the
chapter ends with a summary of the research, in which the structure of the document and
main contributions of each chapter are provided.
1.1 Problem Statement
The operation of all power electronics systems, which includes the power electronics
converter circuit and the associated controller, is subject to uncertainty. This uncertainty
can be classified into operational uncertainty and structural uncertainty. Operational
uncertainty is usually associated with uncontrolled changes on the demand or the supply
side of the system. For example, the current demanded by the load of a power electronics
converter is not fixed but can change over time in an uncontrolled manner. Structural
uncertainty is associated with undesired changes in the physical structure of the system. In
a power electronics system, a random fault in one component of the converter or controller
may be regarded as structural uncertainty.
During the design stage of a power electronics system, in order to verify the design
against the performance requirements, it is necessary to carry out an extensive analysis to
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ensure the entire system behaves as expected for all possible operational conditions that
arise due to operational and structural uncertainty. Design verification is essential in
safety- and mission-critical applications ranging from aircraft, spacecraft and automobiles,
to communication systems, computers supporting financial markets, and industrial control
equipment. For power electronics systems, this analysis is usually conducted through
time-domain simulations, where for each particular operating condition, a simulation is
conducted to ensure the system behaves as expected [1, 2, 3]. Depending on the size and
complexity of the system and the set of possible operating conditions, the task of system
design verification using this simulation-based approach can be daunting.
The goal of this thesis is to provide an analytically tractable method to quantify the
effect of operational uncertainty on the behavior of power electronics systems. In this
method, the power electronics system is described by a switched-linear state-space
representation, where some or all of the system inputs (e.g. load current and source
voltage) may vary without control over some range. The method relies on solving the
reachability problem associated with this switched-linear system, which is the computation
of the set of possible trajectories that arise from different initial conditions, uncontrolled
inputs, and inherent switching. The method can be used to verify the converter design for
nominal structural conditions. The effects of structural uncertainty will not be investigated
in this thesis.
1.2 Motivating Example
The power supply specifications for the Intel Core i7 class of microprocessors
require the supply to maintain an extremely strict voltage regulation [4]. Figure 1.1 shows
the static and transient tolerance specifications for the processor power supply, in which
VID is the nominal operating voltage of the processor. The processor supply voltage, Vcc,
is required to be maintained within ±38 mV from the defined load line over the entire
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range of processor load currents (0 A to 140 A). In addition, the source feeding the supply
is allowed to vary within +5% and -8% of 12 V [4]. Table 1.1 contains the VCC overshoot
specifications for short transient overshoot events when the processor steps from a high
load current to a low load current, where VOS MAX is the maximum allowable overshoot
above VID.
Figure 1.1: Intel Core i7 Vcc Static and Transient Tolerance Load Lines.
Table 1.1: Intel Core i7 Vcc Overshoot Specifications
Symbol Parameter Min Max Units
VOS MAX Magnitude of VCCP overshoot above VID - 50 mV
TOS MAX Time Duration of VCCP overshoot above VID - 25 µs
These design requirements are enforced for both static and transient operation of
the power supply, which means that these bounds cannot be violated for any load current
or any step change in load current. Violating these voltage regulation requirements may
result in damage to or even failure of the microprocessor. In this example, the sources of
operational uncertainty in the system are the uncontrolled changes in the source voltage,
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which may vary within +5% and -8% of 12 V, and the processor load current, which may
vary between 0 A and 140 A. The analysis required to verify the power supply design
against these performance requirements under such levels of uncertainty may seem
overwhelming. This thesis presents an analytically tractable method that may be used to
solve the verification problem for this system.
1.3 Background and Related Work
System design verification is the totality of tests performed on a product to verify
its behavior according to the design requirements [5]. The literature on system design
verification is extensive in the software and digital systems fields (see, e.g., [6, 7, 8] and the
references therein). However, the field is not as well developed for power electronic
systems. In this section, traditional and state-of-the-art power electronics system design
verification techniques are reviewed. Emphasis will be placed on analytical and
simulation-based verification methods. Exhaustive experimental testing of a system
prototype is an integral part of the design verification process for any power electronics
system. However, experimentally based verification methods are not within the scope of
this work and are only applied to support the analytical results of this thesis.
1.3.1 Traditional computer-aided design process
During the traditional power electronics system design process, in order to verify
the design, several types of analyses are carried out at each design phase. Associated with
each type of analysis is an appropriate level of simulation detail in which the circuit
components and controller should be represented. These types of analyses are described in
[3, 9, 10, 11, 12] and are reviewed below. Here, only the basic analysis concepts are
discussed. The mechanics of simulation are not provided.
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Open-Loop, Large-Signal Simulation
In order to obtain a basic understanding of the power electronics system, the first
step in the verification process is to simulate the converter circuit with prespecified control
signals. The goal of this simulation is to obtain the various voltage and current waveforms
within the converter circuit in order to verify that the circuit behaves as predicted by
analytical calculations. These simulations typically use the most basic models of the circuit
components (i.e., ideal switches, inductors, capacitors, etc.) and are usually carried out
over a long period of time in order to allow the circuit to reach a steady state. In this
stage, the controller has yet to be designed, so the dynamic behavior of the system to
changes in operating conditions is not of interest. At the end of this stage, this analysis
results in a choice of circuit topology and component values.
Small-Signal Average Model and Controller Design
Once the circuit topology and the component values are selected, a linear model of
the power electronics circuit is developed. This model, typically referred to as the
small-signal average model of the converter [13], removes the effects of switching and
nonlinearities in the circuit by averaging the different switching configurations of the
circuit and linearizing the system around some nominal operating point. See Section 3.1
for a detailed example of this model. Once a linear model is obtained, well-known results
from control theory are then used to design a controller to ensure stability and to control
the dynamic response of the system in the presence small perturbations on the source- or
load-side of the converter.
Closed-Loop, Large-Signal System Behavior
When the controller design is completed, the performance of the system under
closed-loop operation must be verified. The response of the system to large disturbances
such as step changes on the load- or source-side of the converter is analyzed. This
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simulation is conducted in the time domain over long periods of time and uses the full
large-signal model (including switching and nonlinear effects) of the system. Lengthy
simulations are conducted to observe the response of the system to a full range of
operational conditions. For these simulations, in order to reduce computational times, it is
sufficient to represent the circuit elements and controller by simple models (i.e., ideal
switches, basic controller models). However, magnetic saturation and other pertinent
nonlinearities in the system may be included.
Switching Details
The last step in the design process is to obtain a much more detailed view of the
converter operation. Here, the objective is to obtain the overvoltages, power losses, and
other component stresses due to the nonlinear nature of the switching devices and the
stray inductances and capacitances within the circuit. This information is necessary for the
selection of component ratings, assessment of the need for protection circuitry such as
snubbers, and the need to minimize the stray inductances and capacitances. These
simulations are only run for short periods of time (several switching cycles) with the
worst-case initial values of the voltages and currents obtained from the closed-loop,
large-signal simulations. Detailed and accurate models of the switching devices are
required for these simulations.
1.3.2 State-of-the-art design verification techniques
Monte Carlo Analysis
Monte Carlo analysis has been used extensively towards the design and verification
of power electronics systems. This analysis requires a large number of time-domain
simulations [1, 2, 9, 14, 15, 16]. For each simulation, the uncertain model parameters and
operating conditions are selected according to some probability distribution. For the
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purpose of design, Monte Carlo analysis can be used to search the entire space of available
design parameters (e.g. component values, controller gains, etc.) in order to select an
optimal design in terms of minimizing cost and maximizing performance. For example,
Monte Carlo analysis has been applied to the design of feedback loop compensation circuits
for power electronics controllers in order to achieve optimal performance [14, 15], and to
the selection of power electronics converter parameters in order to mitigate electromagnetic
interference [16]. For the purpose of verification, Monte Carlo analysis can be used to
simulate the entire space of possible component values and operational conditions [1, 2, 9].
For example, in [2], the problem presented in Section 1.2 is solved by applying Monte Carlo
analysis to verify the design of a specific voltage regulator module in the presence of
uncertainties in component values and system operational conditions. In [9], the authors
propose a design verification technique for power supply systems that breaks the complex
system into several models of varying complexity and applies Monte Carlo analysis to
verify the system at each level.
Monte Carlo analysis is a very powerful design tool that has become increasingly
popular with advances in computation. However, the main drawback of this method is the
large number of time-domain simulations required to span the entire space of design
parameters and operational conditions. As the size and complexity of the system increase,
Monte Carlo analysis becomes less computationally tractable.
Reachability-Based Methods
In the controls literature [17, 18, 19, 20, 21, 22], reachability is an analysis technique
performed on dynamic systems in order to compute the set of system states that are
reachable in finite time given a set of initial conditions, inputs, and available controls. In
many cases, reachability is used to determine if the desired system performance can be
achieved given hard bounds on controls. Reachability can also be used to verify the design
of dynamic systems in the presence of bounded inputs. The system design is verified by
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first computing the set of reachable states and then determining if this set is contained
within a region of the state-space defined by the system performance requirements. In [23],
the reliability and performance of a fault-tolerant power electronics system were analyzed
using ellipsoidal-based reachability methods presented in [24]. The analysis was conducted
using the small-signal average model of the converter. Reachability-based verification
methods can be used to verify the design for the entire set of uncertain inputs and
available controls by solving only one system of matrix differential equations. These
methods may provide a computational advantage over Monte Carlo analysis, which
samples the sets of possible inputs and controls point by point. However, these methods
are more complex than Monte Carlo analysis, and may be more difficult to apply to power
electronics systems.
Lyapunov-Based Methods
The methods proposed in [25, 26] use multiple Lyapunov functions to prove global
stability of power electronics systems. Lyapunov’s direct method is applied to
switched-linear models of power electronics converters in order to prove large-signal
stability and global convergence of such systems. The multiple Lyapunov functions are
obtained by formulating convex optimization problems using the switched-linear model of a
power electronics converter and solving the resulting linear-matrix inequality (LMI). The
proof of global stability is an important design verification problem. However, the methods
proposed in these papers do not prove stability under operational or structural uncertainty.
Furthermore, for large systems, LMIs become very difficult to solve.
Other Methods Verification Methods
Many other methods have been applied to verify the design of a power electronics
system. These include polynomial chaos theory [27], interval arithmetic [14], variance
calculations [28], and structured singular value [29]. The application of these methods to
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power electronics has not been extensive. Investigation of these methods will be left up to
the reader. These methods will not be discussed here in further detail.
1.4 Chapter Summary and Thesis Organization
In this chapter, traditional and state-of-the art design verification techniques for
power electronics systems were discussed. The main focus of this thesis is the third step of
the traditional computer-aided design process for power electronics systems, which is the
verification of the closed-loop, large-signal behavior of the system. For power electronics
systems, this problem is typically solved by using Monte Carlo analysis, which consists of
performing a large number of time-domain simulations of the system for all possible
operating conditions. As the complexity of the system increases, Monte Carlo analysis
becomes less computationally tractable. Other methods to solve the verification problem
have been proposed. However, these methods fall short of providing a simple and
computationally tractable solution. In this thesis, the reachability-based methods proposed
in [23] will be extended to provide a computationally tractable solution the closed-loop,
large-signal design verification problem for power electronics systems.
The remainder of this thesis is organized as follows.
Chapter 2. The mathematical foundation of the methodology for design
verification of power electronics systems is presented in this chapter. Background
information on switched-linear systems and the solution to the reachability problem for
linear time-invariant systems is first given. These techniques are then extended to provide
the mathematical formulation for obtaining the solution to the reachability problem for
switched-linear systems. Detailed step-by-step formulations for obtaining the solution
under both open-loop and closed-loop control of power electronics converters are provided.
The bulk of this material can be found in [21, 22, 24], and its application to power
electronics systems can be found in [23, 30].
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Chapter 3. Application examples of the design verification methodology
formulated in Chapter 2 are presented in this chapter. Many of the results presented here
were previously published in [30]. In this chapter, the methodology is first applied to a
small-signal average converter model, the results of which are compared to trajectories
obtained with the full large-signal converter model. Then, the methodology is applied to
the large-signal model of buck and boost converters operating with both open- and
closed-loop control schemes. The computational performance of the methodology is
compared to that of Monte Carlo analysis performed on identical systems.
Chapter 4. In this chapter, the design verification methodology is applied to a
more realistic model of a power electronics converter. The converter is physically
implemented in hardware and experimental measurements are compared against the results
of the verification methodology. This chapter provides experimental evidence that the
design verification methodology presented in this thesis has a valid physical basis.
Chapter 5. In the final chapter, the thesis is concluded. A summary of the major
contribution of this work are presented. Finally, a look ahead to future work required in
this field is given.
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Chapter 2
Mathematical Formulation
This chapter presents a methodology to obtain the solution to the reachability
problem for power electronics systems with bounded uncertain inputs for the purpose of
design verification. Previous methods [23] used the small-signal averaged model of such
systems. Small-signal averaged models of power electronics converters have several major
drawbacks. They do not capture the effects of switching and are only valid within some
small region about the nominal operating point. Thus, these models may not be valid for
systems that may have large uncertainties on the source- or load-side. These drawbacks are
illustrated in Chapter 3. The methodology presented here uses a switched-linear system
model of power electronics systems. The switched-linear system model is capable of
capturing the effects of switching and the full large-signal behavior of the system and thus
is well suited to solve the reachability problem. Several examples are developed throughout
this chapter to illustrate the concepts introduced.
2.1 Introduction
The problem is to obtain the reach set, which is defined as the set containing all
possible converter trajectories, for all possible initial conditions, uncontrolled inputs, and
inherent switching. This problem is known in the control literature as reachability. A
particular state x1 is considered reachable if there exists an input that transfers the system
from the initial state x0 to x1 in some finite time interval [t0, t1] [31]. While there are many
methods to solve the reachability problem (see, e.g., [17, 18, 19, 20] and the references
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therein) the ellipsoidal-based methods proposed in [21, 22, 24] are adapted to the
particular problem addressed in this thesis, which is to obtain the reach set for power
electronics systems subject to bounded uncertain inputs.
Figure 2.1 provides a summary of the methodology. In this methodology, the
unknown inputs to the power electronics system are considered to be completely unknown
but contained within some bounded set as illustrated by the ellipsoid on the left of the
figure. Then, an unknown-but-bounded input uncertainty model for the system is solved to
produce many ellipsoids that bound the set of reachable states for the given input. The
intersection of these bounding ellipsoids produces a close approximation to the exact set of
reachable states as shown by the ellipsoids on the right of the figure.
Figure 2.1: Summary of the Reachability Methodology.
This chapter is organized a follows. First, the main concepts of
unknown-but-bounded uncertainty modeling are presented. Next, switched-linear system
concepts are introduced. These two concepts are then blended together to formulate the
solution to the reachability problem for switched-linear systems. Finally, detailed
algorithms for solving the reachability problem for power electronics converters operating
under open-loop control and closed-loop control are presented. Application examples of the
methodology presented here are given in Chapter 3.
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2.2 Unknown-but-Bounded Linear Systems
In this section, the basic concepts of unknown-but-bounded uncertainty modeling
for linear systems, using ellipsoidal sets, are presented. The main ideas discussed here were
first presented in [24, 32, 33] and furthered in [21, 22, 34, 35]. An unknown-but-bounded
uncertainty model assumes that the input to a linear system has no probabilistic structure,
yet always remains within some bounded set. For example, consider the Intel Core i7
processor described in Section 1.2. In this example, the processor load current can vary
between 0 A to 140 A. This current, denoted by Icc, may be easily modeled as an
unknown-but-bounded process where Icc is contained in the set {Icc : 0A ≤ Icc ≤ 140A}.
To fix ideas, the unknown-but-bounded uncertainty model for static linear systems will
first be discussed. Then, the methodology will be extended to dynamic linear systems.
Finally, a simple RLC circuit will be presented as an example.
2.2.1 Static linear systems
First, consider the static linear system model
y = Ax+ w, x ∈ Ωx, w ∈ Ωw, (2.1)
where Ωx and Ωw are closed convex sets. The set containing all possible values of the
resulting y, denoted Ωy, can be computed from the vector sum of two sets, ΩAx and Ωw,
where ΩAx = {y : y = Ax, x ∈ Ωx}. This vector sum can be computed by representing the
sets Ωy, ΩAx and Ωw in terms of their support functions
1 sy, sAx and sw respectively. Then,
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Ωy can be represented as
Ωy = {y : y
′η ≤ sy(η), ∀η, η
′η = 1} ,
sy(η) = sAx(η) + sw(η). (2.2)
Let Ωx and Ωw be ellipsoidally shaped sets
2 such that Ωx = {x : x
′Ψ−1x ≤ 1} and
Ωw = {w : w
′R−1w ≤ 1}, where Ψ and R are constant matrices. It follows that
ΩAx =
{
y : y′ (AΨA′)−1 y ≤ 1
}
,
sw(η) = (η
′Rη)1/2 ,
sAx(η) = (η
′AΨA′η)1/2 . (2.3)
Then, it follows from (2.2) that
sy(η) = (η
′Rη)
1/2
+ (η′AΨA′η)
1/2
, (2.4)
which, unfortunately is not in general the support function of an ellipsoid. Equation (2.4)
is not generally suitable for computation, except for some special cases. It is desirable to
work with ellipsoids as they are represented by matrices, which are easily manipulated by
mathematical software such as MATLAB. A special case of Ho¨lder’s inequality given by
(1− γ)−1b21 + γ
−1b22 ≥ (b1 + b2)
2, 0 < γ ≤ 1, (2.5)
1The support function s(η) of a closed convex set Ω is defined as s(η) = max {x′η} , ∀x ∈ Ω, η′η = 1.
The set Ω may then be expressed as Ω = {x : x′η ≤ s(η), ∀η′η = 1}. For additional information on support
functions of closed convex sets see [24].
2The support function s(η) of an ellipsoidally shaped set Ω =
{
x : x′Γ−1x ≤ 1
}
is s(η) = (η′Γη)
1/2
[24].
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can be used to construct a bounding ellipsoid that contains Ωy. From (2.4), the support
function sy,b(η) for the bounding ellipsoid that contains Ωy is given by
sy,b(η) =
{
η′
[
(1− γ)−1 R + γ−1AΨA′
]
η
}1/2
. (2.6)
Thus, the ellipsoidally shaped set Ωy,b that contains Ωy is given by
Ωy,b = {y : y
′Γ−1y ≤ 1} ,
Γ = (1− γ)−1 R + γ−1AΨA′, (2.7)
for any γ such that 0 < γ ≤ 1. The value of γ determines the shape of the bounding
ellipsoid and can be picked in such a way to produce an ellipsoid of minimum volume,
minimum trace, etc. The details of this are trivial and are not provided here.
2.2.2 Dynamic linear systems
Next, consider the continuous-time, linear time-invariant (LTI) system x(t) with
unknown-but-bounded inputs w(t) and unknown-but-bounded initial conditions x(0),
where w(t) and x(0) are bounded by ellipsoidally shaped sets Ωw and Ωx(0):
x˙(t) = Ax(t) +Bw(t),
x(0) ∈ Ωx(0) = {x : (x− x0)
′R−1(x− x0) ≤ 1} ,
w(t) ∈ Ωw = {w : (w − wc)
′Q−1(w − wc) ≤ 1} , (2.8)
where x ∈ Rn, w ∈ Rm, x0 ∈ R
n is the center of Ωx(0), and wc ∈ R
m is the center of Ωw If
the system is completely controllable in the sense that the controllability gramian Wc given
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by
Wc =
∫ t
0
eA(t−τ)BB′eA
′(t−τ)dτ (2.9)
is nonsingular for any t > 0, then the bounding ellipsoid Ωx,b(t) that contains the exact set
of reachable states Ωx(t) for the unknown-but-bounded process in (2.8) is given by
Ωx,b(t) = {x : (x− xc)
′Ψ−1(x− xc) ≤ 1} ,
Ψ˙(t) = AΨ+ΨA′ + β(t)Ψ + β−1(t)BQB′, Ψ(0) = R,
x˙c(t) = Axc +Bwc, xc(0) = x0, (2.10)
where 0 < β(t) ≤ ∞ is a free parameter, analogous to γ in the static case, that determines
the shape of the bounding ellipsoid. The details of the derivation are not given here. The
result given in (2.10) can be obtained from a discrete-time unknown-but-bounded process
or derived directly from Pontryagin’s maximum principle. The details of the former are
given in [24] and the details of the latter are given in [36]. It will be shown in the next
section that the exact reach set, Ωx(t), can be obtained by solving (2.10) for infinitely many
values of β(t) and then computing the intersection of the resulting bounding ellipsoids.
2.2.3 Choice of the free parameter β(t)
It was shown in [36] that the free parameter β(t) can be picked in such a way that
the bounding ellipsoid, Ωx,b(t), computed from (2.10) touches the exact reach set, Ωx(t),
for the system described by (2.8) at a particular set of points. If β(t) is picked such that
βη(t) =
√
η′eAtBQB′eA′tη
η′Ψη(t)η
, (2.11)
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where η ∈ Rn is a unit vector (η′η = 1), the bounding ellipsoid, Ωx,b(t), will touch the
exact reach set, Ωx(t), at the set of points x
∗ given by
{
x∗ : η′x∗ = η′xc(t) +
√
η′Ψ(t)η
}
. (2.12)
It follows directly from (2.11) and (2.12) that the exact reach set, Ωx(t), may be obtained
by taking the intersection of all bounding ellipsoids, Ωx,b(t), that are computed for every
value of η such that each Ωx,b(t) touches Ωx(t) at points x
∗. Then, the set contained within
the union of all points x∗ for all bounding ellipsoids Ωx,b(t) is exactly Ωx(t). Thus, the
exact reach set Ωx(t) is given by
Ωx(t) =
⋂
η
Ωx,b(t), ∀η ∈ R
n, η′η = 1, (2.13)
where Ωx,b(t) is computed from (2.10) for values of β(t) given by (2.11). Though it is not
possible to compute Ωx,b(t) for infinitely many values of η, it is possible to obtain very
close approximations to Ωx(t) using only several values of η. These methods lend
themselves directly to parallel computation, where each Ωx,b(t) can be computed in parallel
to improve computation time. In the next section, a simple RLC circuit will be used to
demonstrate these methods for only two values of η.
2.2.4 RLC circuit example
Consider the simple RLC circuit shown in Fig. 2.2. The dynamics of this system
are given by
d
dt

 iL
vc

 =

 −RL − 1L
1
C
0



 iL
vc

+

 0 1L
− 1
C
0



 iload
Vs

 , (2.14)
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where R = 0.3 Ω, L = 50 µH, C = 100 µF, Vs = 5 V, and iload ∈ [1.9 A, 2.1 A] is the
unknown-but-bounded input to the system.
Vs
R L
C iload
iL
+
vc
-
Figure 2.2: RLC Circuit.
Equation (2.10) was used to solve the reachability problem for this system with
initial conditions x(0) = [iL(0), vC(0)]
′ = [0, 0]′ and two values of η, η1 = [1, 0]
′ and
η2 = [0, 1]
′, until the bounding ellipsoids came to a steady state. The Ellipsoidal Toolbox
for MATLAB [37] was used to solve (2.10) and plot the resulting bounding ellipsoids,
which are shown in Fig. 2.3 with η1 = [1, 0]
′ in blue and η2 = [0, 1]
′ in red.
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Figure 2.3: Transient and Steady-State Reach Sets for RLC Circuit of Fig. 2.2.
Figure 2.3(a) shows the evolution of the two bounding ellipsoids computed for this
system in the state plane starting at the initial conditions until they reach a steady state.
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Any possible system trajectory starting at the given initial conditions would be contained
within the intersection of these bounding ellipsoids as they evolve in the state plane.
Figure 2.3(b) shows the bounding ellipsoids in steady state. The exact steady-state reach
set is contained within the intersection of the two bounding ellipsoids. This steady-state
reach set is invariant in the sense that any system trajectory that starts within this set will
remain within the set for all possible realizations of the load current.
2.3 Switched-Linear Systems
Here, switched-linear systems are formally defined. The definitions given in this
section follow directly from [38]. A switched system is defined as a continuous-time system
with (isolated) discrete switching events. Switched systems arise from hybrid systems
(systems with both continuous and discrete dynamics) by neglecting the discrete dynamics
of the hybrid system and instead considering all possible switching patterns from a certain
class. In general, power electronics systems are switched-linear systems ; therefore this thesis
will focus solely on switched systems of this type. A switched-linear system is written as
x˙ = Aσx+Bσw, (2.15)
y = Cσx+Dσw,
where x ∈ Rn is the system state vector, w ∈ Rm is the input to the system,
σ : [0,∞)→ Q is a piecewise constant right-continuous switching signal that indicates the
active subsystem at every time, Q is some index set in a real vector space that contains all
possible values of the switching signal, and Aq, Bq, Cq, Dq, q ∈ Q are the matrices that
describe the dynamics of the individual subsystems. For simplicity, it is assumed that all
subsystems live in the same state-space and there are no state jumps at switching times.
This assumption is not very restrictive as it applies to all power electronics systems
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investigated in this thesis.
Buck Converter Example
To illustrate the concepts presented in this section, consider the buck converter
circuit displayed in Fig. 2.4. The purpose of this circuit is to step-down the dc source
voltage Vs to a lower dc voltage regulated across the load. Here, RL is the parasitic
resistance of the inductor, the load is modeled as a constant current, and synchronous
switching is assumed (i.e., the position of SW2 - open or closed - is always opposite that of
SW1).
Vs Controller
SW1
SW2
RL L
C iload
Si
Sv
iL
+
vc
-
Figure 2.4: Buck Converter Schematic.
In the switched-linear system sense, the buck converter of Fig. 2.4 consists of two
different linear subsystems with two possible switching configurations (or modes), that is
Q = [0, 1]. The first configuration, for which q = 0, occurs when SW1 is open and SW2 is
closed and the second configuration, for which q = 1, occurs when SW1 is closed and SW2
is open. Voltage regulation at the output is obtained by controlling the switching signal
σ(t). The system states consist of the inductor current iL and the capacitor voltage vC ,
and the system inputs consist of the source voltage Vs and the load current iload. The
matrices describing the system dynamics for each configuration are given by
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A0 =

−RLL − 1L
1
C
0

 , B0 =

 0
− 1
C

 , A1 =

−RLL − 1L
1
C
0

 , B1 =

 0 1L
− 1
C
0

 , (2.16)
where x = [iL, vC ]
′ and w = [iload, Vs]
′ when σ = 1 and w = iload when σ = 0. Full state
measurement is assumed (i.e., Cq = I) for all switching configurations. The dimension of
the input changes due to switching, but this is not of concern as the dimension of the state
does not change. This example will be used throughout the thesis to illustrate the basics of
important concepts.
2.4 Reachability for Switched-Linear Systems
Consider the switched-linear system given in (2.15), with full-state measurement,
unknown-but-bounded inputs w(t), and unknown-but-bounded initial conditions x(0)
described by
x(0) ∈ Ωx(0) = {x : (x− x0)
′R−1(x− x0) ≤ 1} ,
w(t) ∈ Ωw = {w : (w − wc)
′Q−1(w − wc) ≤ 1} . (2.17)
If each subsystem in (2.15) is completely controllable in the sense that (2.9) is nonsingular
for each subsystem, then it follows directly from Sections 2.2 and 2.3 that the exact reach
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set Ωx(t) can be obtained by
Ωx(t) =
⋂
η
Ωx,b(t), ∀η ∈ R
n, η′η = 1,
Ωx,b(t) =
{
x : (x− xc)
′Ψ−1(x− xc) ≤ 1
}
,
Ψ˙(t) = AσΨ+ΨA
′
σ + β(t)Ψ + β
−1(t)BσQB
′
σ, Ψ(0) = R,
βη(t) =
√
η′eAσtBσQB′σe
A′σtη
η′Ψ(t)η
,
x˙c(t) = Aσxc +Bσwc, xc(0) = x0. (2.18)
Next, the algorithms to obtain the solution to (2.18), which depend on the
converter control strategy, will be presented.
2.4.1 Open-loop control
Open-loop control of power electronics converters is carried out by operating the
switching devices at fixed intervals of time in order to achieve the desired output voltage(s)
and/or current(s). For example, the switching function for a power electronics converter
with m configurations (i.e., q ∈ Q = {0, 1, · · · ,m− 1}) could be given by
σ(t) =


0, kT ≤ t < (k + d0)T
1, (k + d0)T ≤ t < (k + d0 + d1)T
...
m− 1,
(
k +
m−2∑
i=0
di
)
T ≤ t < (k + 1)T, (2.19)
where k is a nonnegative integer, T is the switching period, and di is the fraction of the
switching period spent in the ith configuration. For a converter with only two
configurations, d is typically referred to as the duty-ratio. The algorithm to obtain the
reach set of a converter using the open-loop control specified in (2.19) is given by Algorithm
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1, in which Ωx(t) is computed in a piecewise manner from (2.18). Here, the computation of
the reach set is restricted to values of η contained within the set H. Thus, the reach set
obtained from Algorithm 1 is only an approximation that contains the exact reach set.
Algorithm 1 Open-Loop Reach Set Computation
start
for i = 1 to length(H) do
Ψ(0) = R, k = 0, η = H(i)
repeat
σ = 0
compute Ωx,b,i(t) for t : [kT, kT + d0T ) from (2.18)
for σ = 1 to m− 1 do
compute Ωx,b,i(t) for t : [kT +
σ−1∑
i=0
diT, kT +
σ∑
i=0
diT ) from (2.18)
end for
k = k + 1
until Ωx,b,i(t) = Ωx,b,i(t− T )
end for
Ωx ⊂
⋂
i
Ωx,b,i(t)
end
This method assumes that the duty-ratios remain constant over each switching
period. However, the duty-ratios are permitted to vary from switching period to switching
period. Thus, this method may be applied to control schemes in which the values of di may
vary over time, assuming these values change as a function of the switching period and this
function is known. For example, a converter may have one set of di values during the
startup period and another set of di values for steady-state operation. It is also obvious
that this algorithm lends itself to parallel computation, where each bounding ellipsoid can
be computed in parallel.
2.4.2 Closed-loop control
Closed-loop control of power electronics converters is carried out by using state
feedback to compute the value of the switching function. A general closed-loop control law
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for a power electronics converter is given by
σ(x, t) = f(x, t), (2.20)
where f is a function of the converter states and of time. The function f determines the
switch actions required to drive the system to the desired operating point.
All closed-loop control laws of the form given in (2.20) may be described by some
switching surface (or guard) G in the converter state space. Even if the controller has some
dynamics (e.g., a PID controller), it can be shown that the closed-loop converter
state-space description can be rewritten such that the converter closed-loop dynamics can
be described by (2.15) and (2.20), where x also includes the controller state variables. The
position of the converter state variables in the state space in relation to the switching
surface determines the necessary switch configuration. A switch action occurs when the
state trajectory crosses the switching surface [39]. For example, a PWM controller for a
converter with two possible switching configurations may have the form
σ(x, t) = u [K ′ (xref − x) + ∆tri(t)] , (2.21)
where u is the Heaviside step function,3 x is a vector containing the converter state
variables, xref is the desired system operating point, K is a gain vector, and ∆tri(t) is a
periodic sawtooth wave [39]. For this case, the switching surface is a linear surface that
oscillates with time due to the periodic triangular wave component. This surface divides
the state space into two regions. The region in the state plane in which the converter state
variables lie determines the active converter configuration.
For simplicity, the formulation is limited to converters with two possible switching
3The Heaviside step function is defined as
u(x) =
{
1, x ≥ 0
0, x < 0.
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configurations and a closed-loop control that uses only static (non-time varying) linear
switching surfaces. In this case, the switching function is solely a function of the converter
state variables:
σ(x) = u [K ′ (xref − x)] . (2.22)
This type of closed-loop control law for power electronics is typically referred to as
boundary control [39].
The algorithm to obtain the reach set of a converter using the closed-loop control
specified in (2.22) is given by Algorithm 2, in which the bounding ellipsoids Ωx,b are
computed from (2.18) for values of η contained in H, with the initial conditions of the
system described by R, for each time interval between successive switch actions. At the
end of the algorithm, the intersection of the bounding ellipsoids gives Ωx,b(t), an upper
bound to the exact reach set Ωx(t).
Algorithm 2 Closed-Loop Reach Set Computation
start
for i = 1 to length(H) do
Ψη(0) = R, k = 1, t0 = 0, η = H(i)
compute σ from (2.22)
repeat
repeat
compute Ωx,b,i(t) from (2.18)
Y(t) = Ωx,b,i(t)
⋂
G
until Ωx(t) completely passes through G
compute σ from (2.22)
tk = t
pick Ψη(tk) such that Ωx,b,i(tk) ⊇ Y(t)
Y(t) = {∅}
k = k + 1
until Ωx,b,i(tk−2) = Ωx,b,i(tk) and Ωx,b,i(tk−3) = Ωx,b,i(tk−1)
end for
Ωx ⊂
⋂
i
Ωx,b,i(t)
end
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Figure 2.5 shows two iterations of Algorithm 2 for a sample two-dimensional
switched-linear system. For this example, only one value of η is used and the initial
conditions are fixed at x(0) = [x1(0), x2(0)]
′ = [0, 0]′. The switching surface G is shown in
each figure by the diagonal red line that divides the state plane into two separate regions.
In Fig. 2.5(a), the reach set, which is contained within the blue ellipsoids, evolves starting
from the initial conditions x(0) at time t = 0 until it completely passes through G at time
t = t1 and a switch to a new configuration occurs. Then, at time t = t1, the portion of the
reach set that is above and to the right of the switching surface G is discarded from the
set. This portion is not valid as the system trajectories above and to the right of G are
governed by a different set of dynamics than the system trajectories below and to the left
of G. At time t = t1, the reach set consists only of the points Y(t) where the reach set
intersects G. Figure 2.5(b) shows how the reach set, which is contained within the blue
ellipsoids, evolves starting at time t = t1 until it once again completely passes through G at
time t = t2. This process will then continue until the reach set comes to a steady state.
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(b) Reach Set Evolution Step 2.
Figure 2.5: Reach Set Computational Steps for a Boundary-Controlled System.
Some controllers may use multiple switching surfaces, and in other cases, devices
within the circuit (e.g. diodes) introduce additional switching surfaces. An example of this
is the discontinuous conduction mode of operation. The methodology presented here may
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be extended to multiple switching surfaces. This will be presented by example in Sections
3.2 and 3.3.
2.5 Chapter Summary
In this chapter a methodology to solve the reachability problem for power
electronics systems subject to bounded uncertain inputs was presented. The methodology
provides an algorithm to compute the reach set for switched-linear systems, which is the
set containing all possible converter trajectories, for all possible initial conditions,
uncontrolled inputs, and inherent switching. Algorithms for converters operating under
both open- and closed-loop control schemes were provided. The design of a power
electronics system can be verified by checking that the set of reachable states is completely
contained within a region of the state-space defined by the performance requirements.
Chapter 3 will provide detailed application examples, in which the methodology is used to
verify the design of several power electronics converters.
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Chapter 3
Application Examples
This chapter presents several application examples of the design verification
methodology presented in Chapter 2. The structure of this chapter is as follows. First, the
small-signal averaged model of a converter will be compared to the full large-signal
switched-linear model of a converter in order to provide justification for using the
switched-linear model. Then, buck and boost converter examples will be presented to
illustrate the design verification methodology. A comparison of the computational
performance of the design verification methodology presented in this thesis to the Monte
Carlo analysis technique will be made. All reach set computations were performed using
the Ellipsoidal Toolbox for MATLAB [37] and all time-domain simulations were performed
using PLECS [40] for Simulink. See Appendix A for all simulation code and Appendix B
for all simulation parameters.
3.1 Small-Signal Average Model vs. Switched-Linear
Model
In this section, the small-signal average model of a buck converter is presented.
Small-signal average models, first introduced in [13], are very commonly used for modeling
and control of power electronics systems [12, 41]. This model represents the converter as a
simple LTI system for which the reachability problem can be solved using (2.10)-(2.13).
The solution to this problem is quite simple to obtain. Unfortunately, this model does not
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capture the effects of switching and is only valid for some small region around the nominal
operating point. Here, it will be illustrated by computer simulation that the small-signal
average model is not adequate to verify the design of power electronics systems with large
input uncertainty. A comparison of the small-signal average model to the switched-linear
model of (2.16) will be made.
Consider the buck converter of Fig. 2.4. The small-signal average model of this
system is obtained by first averaging the system states and inputs over the entire switching
period. The average value of each system state and input for the buck converter may be
written as
〈Vs(t)〉 = Vs + v˜s(t),
〈iload(t)〉 = Iload + i˜load(t),
〈iL(t)〉 = IL + i˜L(t),
〈vC(t)〉 = Vc + v˜c(t),
d(t) = D + d˜(t), (3.1)
where, for example, 〈iL(t)〉 is the average value of the inductor current over the entire
switching period, IL is the inductor current at the nominal operating point (or
equilibrium), and i˜load(t) is some small-signal perturbation in the inductor current from the
nominal operating point. In this model, 0 < d(t) < 1, known as the duty-ratio, is the
percentage of time spent in the q = 1 configuration (i.e., SW1 closed and SW2 open).
The switched-linear model of the buck converter given in (2.16) is then averaged by
A = d(t)A1 + (1− d(t))A0,
B = d(t)B1 + (1− d(t))B0. (3.2)
The resulting model contains nonlinear terms (e.g. d˜(t)v˜s/L), but these terms are assumed
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to be small and can be neglected. Assuming that the system is at equilibrium at the
nominal operating point xnom = [IL, Vc]
′, it follows that dIL
dt
= 0 and dVc
dt
= 0 in some small
region around xnom. The converter dynamics in this region can be described by the
small-signal values
d
dt

 i˜L
v˜c

 =

 −RL − 1L
1
C
0



 i˜L
v˜c

+

 RLL DL VsL
− 1
C
0 0




i˜load
v˜s
d˜(t)

 . (3.3)
The small-signal values i˜load and v˜s are uncontrolled disturbances and considered to be
unknown-but-bounded. The small-signal value of the duty ratio, d˜(t), can be used for
control. An average model of the PWM controller given by (2.21) is
d˜(t) = −
1
Vm
(
kvv˜c + ki˜iL
)
, (3.4)
where Vm is the magnitude of the periodic sawtooth waveform and kv and ki are constant
gain values [41]. The closed-loop system is thus written as
d
dt

 i˜L
v˜c

 =

 −RL − ki VsVmL − 1L − kv VsVmL
1
C
0



 i˜L
v˜c

+

 RLL DL
− 1
C
0



 i˜load
v˜s

 . (3.5)
Figure 3.1 contains an equivalent circuit model of the LTI system given by (3.5).
The LTI version of the unknown-but-bounded input uncertainty model given by
(2.10)-(2.13) was used to calculate the set of reachable states for the buck converter
described by the closed-loop, small-signal average model given in (3.5) with parameters
given in Table 3.1. Figure 3.2 shows two bounding ellipsoids (computed for η1 = [1, 0]
′ and
η2 = [0, 1]
′, indicated on the figure) that contain the set of reachable states for this system.
A sample trajectory of the converter, computed using the small-signal average model (3.1),
for two step changes in the load current i˜load, is shown by the green trace. It is obvious
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Figure 3.1: Small-Signal Average Model of a Buck Converter using Pulse-Width Modulation
Feedback Control.
Table 3.1: Small-Signal Average Model Buck Converter Parameters
Parameter Value
RL [Ω] 10e-3
L [H] 50e-6
C [F] 300e-6
Vs[V] 12
Iload [A] 2
VC [V] 5
IL [A] 2
D 0.42
v˜s[V] [-0.1, 0.1]
i˜load[A] [-2, 2]
ki 1
kv 100
Vm 1
that the sample trajectory is completely contained within the intersection of the two
bounding ellipsoids.
Also shown in Fig. 3.2 is an additional sample trajectory, computed using the
switched-linear model of the buck converter given in (2.16) for the same step changes in
the load current. The control law used in this case was the PWM control described by
(2.21), where ∆(t) was a sawtooth waveform of magnitude Vm and frequency of 100 kHz.
This control law is the switched-linear system equivalent to the average model controller
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Figure 3.2: Small-Signal Average Model vs. Switched-Linear Model of a Buck Converter.
described by (3.4). It is obvious that this sample trajectory is not contained within the
intersection of the two bounding ellipsoids computed from the small-signal average model
of the converter. It can be seen that both the trajectory of the converter and the
steady-state limit cycle are not contained within the intersection of the bounding ellipsoids.
This is due to the fact that the small-signal average model neglects the effects of switching
and is only valid for some small region around the nominal operating point. A more
complete solution is desired. Thus, the remainder of this chapter concentrates on solving
the reachability problem for power electronics converters using a switched-linear system
model for the purpose of design verification.
3.2 Buck Converter Analysis
Consider again the buck converter of Fig. 2.4. In this section, the algorithms
introduced in Chapter 2 will be applied to compute the converter reach set using the
switched-linear model of the system for both open- and closed-loop control. The resulting
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reach set will then be used to verify the design for a set of performance requirements. For a
buck converter operating in continuous mode (i.e., Q = {0, 1}), the dynamic matrices are
given in (2.16) where x = [iL, vC ]
′, w = [iload, Vs]
′ when σ = 1, and w = iload when σ = 0.
Full state measurement is assumed (i.e., Cq = I) for all switching configurations. The
values of the inputs iload and Vs are completely unknown, except for hard bounds defined by
|iload − Ic| ≤ Qi (3.6)
|Vs − Vc| ≤ Qv,
where Ic, Vc, Qi and Qv are constants.
Suppose there is a need to design a converter that has an uncertain voltage input
and uncertain load as specified by (3.7). For example, the converter may have a variable
load and may be supplied by a battery with some uncertain ripple. The design requires the
output voltage be regulated with an acceptable tolerance specified by
|vc − Vout| ≤ λVout, (3.7)
where Vout is the desired dc value of the output voltage and λ is a constant know as the
voltage regulation [12, 41].
Proof of Controllability
The first step in the design verification process is to prove that the methodology
presented in Chapter 2 can be used for this particular system. In order to use the
methodology it is necessary that each subsystem be completely controllable in the sense
that (2.9) is nonsingular for each subsystem. Since each subsystem is linear, controllability
can be proved by checking the rank of the controllability matrices1 for each subsystem. If
the rank of the controllability matrix is equal to the dimension of the subsystem, then the
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system is controllable. The controllability matrices for each subsystem of the buck
converter model (2.16) are given by
C0 =

 0 − 1LC
− 1
C
0

 , C1 =

 0 1L 1LC −RLL2
− 1
C
0 0 1
LC

 . (3.8)
It is obvious that both C0 and C1 are of rank 2 and controllability is proved. The
methodology may be applied to this system.
3.2.1 Open-loop design verification
First, the open-loop verification method of Algorithm 1 is applied to the buck
converter of Fig. 2.4, with parameters given in Table 3.2. Equation (3.7) describes the
bounds on the converter inputs. The function of this converter is to step down the 12 V dc
input to an output value of 5 V dc.
Table 3.2: Open-Loop Buck Converter Parameters
Parameter Value
RL [Ω] 0.1
L [H] 12e-6
C [F] 1.5e-3
f [kHz] 250
D 0.45
Vc [V] 12
Qv [V] 0.1
Ic [A] 4
Qi [A] 1
λ [%] 5
1The controllability matrix of a linear time-invariant system x˙ = Ax + Bw, x ∈ Rn is given by C =[
B AB A2B ... An−1B
]
[31].
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Figure 3.3: Buck Converter Input Space.
Bounding the Input Space
The input space for this system is two-dimensional and the set of all possible
realizations of the input is a rectangle as described by (3.7) with parameters given in Table
3.2. This input space is obviously not an ellipsoid and thus is not suitable for computation
using the proposed methodology. This issue may be handled by constructing a bounding
ellipsoid or ellipsoids that contain the input space for the system. Figure 3.3 shows a
graphical depiction of two techniques for bounding the input space with ellipsoids. Each
figure shows the bounding ellipsoids in blue and the input space by the red rectangle. In
Fig. 3.3(a), the input space is bounded by a single ellipsoid that is the minimum volume
ellipsoid containing the set of all possible realizations of the input. In Fig. 3.3(b), the
input space is bounded by two ellipsoids that are tight to the input space in a specific
direction. When two ellipsoids are used to bound the input space, a reach set is then
computed for both of the bounding ellipsoids and then the intersection of the two resulting
reach sets gives an upper bound to the exact reach set. The Q matrices for the bounding
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ellipsoids Ω1, Ω2a and Ω2b are given by
Q1 =

 1.9999 0.0000
0.0000 0.0200

 , Q2a =

 1.0417 0.0000
0.0000 0.2500

 , Q2b =

 9.0000 0.0000
0.0000 0.0113

 , (3.9)
where each ellipsoid is centered at wc = [Ic, Vc]
′. Both techniques obviously produce an
over-approximation of the input space. Thus, the resulting reach sets computed from these
bounding ellipsoids will also be an over-approximation to the exact reach set for the system.
For design verification purposes, this over-approximation is considered acceptable. From
the figures it is obvious that the intersection of Ω2a and Ω2b is a much closer approximation
to the input space than Ω1. It follows that the intersection of the reach sets produced by
Ω2a and Ω2b are expected to produce a closer approximation to the exact reach set.
System Description
Algorithm 1 was applied to the buck converter circuit of Fig. 2.4 with dynamic
matrices given in (2.16). The converter was operated using an open-loop control scheme
with the switching function given by
σ(t) =
{
1, kT ≤ t < (k +D)T
0, (k +D)T ≤ t < (k + 1)T , (3.10)
where T = 1/f is the duration of the switching period, f is the switching frequency, and
D, the duty-ratio, is assumed to be constant over the entire operating life of the converter.
The converter parameters are given in Table 3.2. For this example, the bounds on the load
current were selected such that the inductor current iL remains positive for all possible
operating conditions.
36
Design Verification Results
The system given in (2.18) was solved, for η1 = [1 0]
′ and η2 = [0 1]
′ and
Ωw = Ω1, Ω2a, and Ω2b, using Algorithm 1 with the converter state-space matrices given
in (2.16) and switching function given in (3.10), for a sufficiently long period of time to
allow the bounding ellipsoids to come to a steady-state solution (i.e., Ωx,b(t) = Ωx,b(t− T )
for some fixed t). Computation of the bounding ellipsoids was performed using the
Ellipsoidal Toolbox for MATLAB [37]. The ellipsoids bounding the set of reachable states
for the buck converter in steady-state operation are shown in Fig. 3.4, with Fig. 3.4(a)
showing the bounding ellipsoids computed for Ωw = Ω1 and Fig. 3.4(b) showing the
bounding ellipsoids computed for Ωw = Ω2a and Ωw = Ω2b.
In Fig. 3.4(a), two sets of bounding ellipsoids, one for each η (as indicated in the
figure) for Ωw = Ω1, are shown. The center points of the ellipsoids are shown by the blue
dots. During steady-state operation, the reach set, and thus the bounding ellipsoids, will
oscillate around some fixed point over the course of each switching period. Each ellipsoid
shown gives the solution to (2.18) for the particular value of η at selected points in time
during one switching period of the converter’s steady-state operation. An upper bound to
the set of reachable states at a given point in time is given by the intersection of the two
ellipsoids (i.e., the ellipsoids for η1 and η2 at that point in time). The union of these
intersections gives an upper bound to the set of reachable states over the entire switching
period. Also shown in the figure, by the dotted black traces, is the output voltage
tolerance design requirement. The design requires that the converter states remain
bounded within the region enclosed by these two traces for all possible operational
conditions. It can be seen that the steady-state reach set for the open-loop converter
remains within the acceptable voltage range for all possible operating conditions.
Four sets of bounding ellipsoids are shown in Fig. 3.4(b), one for each η for
Ωw = Ω2a and Ωw = Ω2b (as indicated in the figure). In this case, an upper bound to the
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set of reachable states for the open-loop buck converter at a given point in time is given by
the intersection of all four bounding ellipsoids at that given point in time. Comparing Fig.
3.4(a) to Fig. 3.4(b), it can be seen that using two ellipsoids to bound the input space
produced a upper bound to the set of reachable states that was larger in size than using
one ellipsoid to bound the input space. This was not expected and is most likely due to the
fact that only two values of η were used to compute this upper bound. Additional values of
η were not used to compute bounding ellipsoids due to the lengthy computation times.
Table 3.3 lists the computation times for both reach sets shown in Fig. 3.4.
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Figure 3.4: Open-Loop Reach Sets for Buck Converter of Table 3.2.
Monte Carlo Analysis
A Monte Carlo analysis was performed in order to verify the buck converter design
of Table 3.2 against the performance requirements. The analysis was conducted by first
picking the set of initial conditions to be the nominal operating conditions of the converter,
[iL(0), vC(0)]
′ = [4A, 5V ]′. Then the converter was simulated in the time-domain using the
model given in (2.16). The converter inputs iload and Vs were assumed to be uniformly
distributed random variables with discrete jumps at fixed time intervals. Simulations were
conducted for 100, 1000, and 10,000 random jumps in the converter inputs. The
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computation times for each simulation and for the reach set computation are listed in
Table 3.3.
Table 3.3: Open-Loop Buck Converter Monte Carlo Analysis Computation Times
Number of Trajectories Computation Time in Minutes
100 0.9704
1000 17.2393
10,000 180.6201
Reach Set 1 Computation 38.0973
Reach Set 2 Computation 152.6143
It can be seen from Table 3.3 that as the number of simulated converter trajectories
increases, the computation time increases dramatically. For the 10,000 trajectory
simulation, the simulation data had to be periodically saved on a hard disk due to the
exceptionally large number of data points. The time to compute Reach Set 1 (i.e., the
reach set computed with a single ellipsoid approximation to the input space) was
approximately twice as long as the time taken to compute 1000 converter trajectories.
However, 1000 converter trajectories may not be sufficient to verify the converter the
design. Figure 3.5 shows the bounding ellipsoids as given in Fig. 3.4(a), the results of the
1000 trajectory Monte Carlo analysis (1), and a hand-picked (i.e., not produced by the
Monte Carlo analysis) converter trajectory (2). It can be seen that the space covered by
the 1000 converter trajectory Monte Carlo analysis does not cover the region reached by
the hand-picked trajectory. A more exhaustive, time consuming analysis needs to be
performed. The bounding ellipsoids computed for this system completely contain both the
hand-picked trajectory and the 1000 trajectories obtained by Monte Carlo analysis. Thus,
for this example, the results produced by the reachability-based verification methodology
provide a more complete and computationally tractable result than Monte Carlo analysis.
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Figure 3.5: Open-Loop Reach Set, Monte Carlo Analysis (1), and Hand-Picked Converter
Trajectory (2) for the Buck Converter of Table 3.2.
3.2.2 Closed-loop design verification
Here, the closed-loop verification method given in Algorithm 2 is illustrated by a
buck converter that uses static linear switching boundary to control the switch actions in
order to step down 12 V dc to 5 V dc. A linear switching boundary is given by (2.22). In
the case of the buck converter, K = [ki, kv]
′ and xref = [Iref , Vref ]
′, where Iref is the
desired inductor current, Vref is the desired output voltage at nominal current, ki is the
current gain and kv is the voltage gain. It was assumed for this case that the input voltage
is fixed and not subject to uncertain variations.
The Discontinuous Conduction Mode (DCM)
For this case, the converter architecture was modified such that SW2 is
implemented by a diode as shown in Fig. 3.6. Figure 3.6 shows the paths of current flow
for each switching configuration, where current will only flow in the positive direction as
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Figure 3.6: Current Paths for all Possible Buck Converter Configurations.
41
indicated by the arrows in the figure. The diode will block negative current from passing
through SW2 and thus a third switching configuration (SW1 and SW2 both open) is
possible for this type of buck converter (i.e., Q = {0, 1, 2}). This configuration, known as
the discontinuous conduction mode (DCM), will occur when SW1 is open and inductor L
discharges completely before SW1 is closed again at the beginning of the switching period.
The matrices describing the dynamics for each configuration of the buck converter
including DCM are given by
A0 =

−RLL − 1L
1
C
0

 , B0 =

 0
− 1
C

 , A1 =

−RLL − 1L
1
C
0

 ,
B1 =

 0 1L
− 1
C
0

 , A2 =

 0 0
1
C
0

 , B2 =

 0
− 1
C

 , (3.11)
where q = 2 when the converter is in DCM, q = 0 and q = 1 correspond to the same
configurations as previously described.
This region of operation may be handled by introducing an additional switching
surface on the zero current axis. From the dynamics of the circuit, it is obvious that once
the converter is in the discontinuous conduction mode, the inductor current iL will remain
at zero while the capacitor voltage vC will decrease as the capacitor discharges to supply
the load. Thus, once the system state trajectory intersects the zero current axis, the
trajectory will remain on the zero current axis and tend toward the origin. This behavior
will continue until the state trajectory hits the switching surface G and SW1 turns on.
Figure 3.7 shows a sample trajectory of a boundary-controlled buck converter that enters
the discontinuous conduction mode during a period of operation. In the figure, the
controller switching boundary G and the DCM switching boundary, with the DCM
switching boundary being on the zero current axis, are shown by the solid red lines and the
sample trajectory is shown by the dotted blue trace.
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Figure 3.7: Sample Trajectory of Buck Converter.
The subsystem corresponding to the discontinuous conduction mode is not
controllable as the rank of the controllability matrix for this mode, given by
C2 =

 0 0
− 1
C
0

 , (3.12)
is less than the dimension of the system. However, with a simple understanding of the
converter trajectories in DCM, it is clear that the reach set may still be computed. A slight
modification to Algorithm 2 must be made to handle the DCM switching boundary. When
computing the set of reachable states in this case, it is sufficient to simply remove the set of
points that fall below the zero current axis from Y(τ) (the set that contains the intersection
of the bounding ellipsoid with the controller switching boundary G) at the end of each
computational step performed when σ = 0. If the entire set of points in Y(τ) is below the
zero current axis, Y(τ) may simply be set equal to the point in which the switching surface
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G intersects the zero current axis. This is illustrated by example in Fig. 3.8.
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(a) Iteration 1 (σ = 1).
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(b) Iteration 2 (σ = 0).
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(c) Iteration 3 (σ = 1).
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(d) Iteration 4 (σ = 0).
Figure 3.8: Evolution of the Closed-Loop Reach Set for the Buck Converter of Table 3.4.
Design Verification Results
The closed-loop reachability problem was solved for the boundary-controlled buck
converter model (3.11) with parameters and switching boundary given in Table 3.4. Figure
3.6 shows the evolution of the reach set for the first four iterations of Algorithm 2, starting
from the origin. In each figure, the switching surface G is shown by the diagonal red line
and the discontinuous conduction boundary is shown by the horizontal red line on the zero
current axis. It is apparent in Fig. 3.8(b) that the converter may enter DCM for some
operating conditions. Figure 3.8(c) shows how the set of points in Y(τ) that fall below the
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DCM boundary are removed at the end of computational steps when σ = 0 in order to
account for the discontinuous conduction mode of operation. In each figure, the bounding
ellipsoids below the DCM boundary may be disregarded as this region of the state-space is
not reachable by the specified converter.
Table 3.4: Closed-Loop Buck Converter Parameters
Parameter Value
RL [Ω] 10e-3
L [H] 50e-6
C [F] 44.1e-6
Vs[V] 12
Qv [V] 0
Ic [A] 2
Qi [A] 2
Vref [V] 5
Iref [A] 4
kv 100
ki 25
λ [%] 5
Figure 3.9 contains the steady-state solution to the closed-loop reachability
problem. In each figure, the switching surface G is shown by the diagonal red line. Figure
3.9(a) shows the evolution of the bounding ellipsoids for each configuration when the
system is in steady state. The blue ellipsoids are valid only for when σ = 1 (i.e., below and
to the left of G) and the green ellipsoids are valid only when σ = 0 (i.e., above and to the
right of G). Figure 3.9(b) shows an outline of the region in which the bounding ellipsoids
are valid. In the figure, the set of reachable states Ωx(t) for this converter in steady-state
operation is the region enclosed by the blue traces and the zero current axis. It is apparent
that the set of reachable states violates the voltage regulation requirements. Thus, the
design may need to be further modified to meet this requirement. In some cases, it is
possible for the system to violate the performance bounds for a short period of time
without jeopardizing the functionality of the system. These types of performance bounds
are known as soft bounds (e.g. bounds imposed by component thermal limits). However,
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there also exist other cases in which a violation of a certain performance bound would
cause the system to cease operation. These performance bounds are known as hard bounds
(e.g. a fuse that would operate if the current through it becomes too large).
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(a) Ellipsoid Evolutions in Steady-State.
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(b) Reach Set Outline.
Figure 3.9: Closed-Loop Steady-State Reach Set for the Buck Converter of Table 3.4.
Monte Carlo Analysis
A Monte Carlo analysis was performed, as in the open-loop converter case, in order
to verify the closed-loop buck converter design of Table 3.4. The computation times for
each simulation and for the reach set computation are listed in Table 3.5.
Table 3.5: Closed-Loop Buck Converter Monte Carlo Analysis Computation Times
Number of Trajectories Computation Time in Minutes
100 3.7365
1000 36.6841
10,000 360.2374
Reach Set Computation 0.4106
It can be seen in Table 3.5 that the reach set computation time is much less than
that of the Monte Carlo analysis for any number of trajectories. This is because under
closed-loop control the reach-set converges to a steady state very quickly. On the other
hand, it can be seen that the Monte Carlo analyses for this case took longer than the
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analyses listed in Table 3.3. This is due to the added simulation complexity introduced by
the closed-loop control law. Figure 3.10 shows the steady-state, closed-loop reach set for
this system as given in 3.9(b), and 100 converter trajectories as computed from the Monte
Carlo analysis. It is obvious that the 100 converter trajectories do not completely fill the
set of reachable states. Thus, for this example, the results produced by the
reachability-based verification methodology again provide a more complete and
computationally tractable result than Monte Carlo analysis.
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Figure 3.10: Open-Loop Reach Set and Monte Carlo Analysis for the Buck Converter of
Table 3.2.
3.3 Boost Converter Analysis
The methods described in Chapter 2 may be applied to any converter architecture
so long as the large-signal converter operation may be accurately modeled by a
switched-linear state-space model and the switching function is known. In this section, the
proposed method is applied to verify the design of a boost converter. Consider the boost
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converter of Fig. 3.11. The function of this converter is to produce a dc voltage vC at the
output that is higher than the input dc voltage Vs. The matrices that describe the
switched-linear dynamics of a boost converter are given by
A0 =

−RLL − 1L
1
C
0

 , B0 =

 0 1L
− 1
C
0

 , A1 =

−RLL 0
0 0

 , B1 =

 0 1L
− 1
C
0

 , (3.13)
where x = [iL, vC ]
′, w = [iload, Vs]
′, q = 1 when SW1 is closed and SW2 is open, and q = 0
when SW1 is open and SW2 is closed. The inputs iload and Vs are both considered to be
unknown-but-bounded.
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Figure 3.11: Boost Converter Schematic.
Proof of Controllability
Here, controllability of the boost converter is proved as in the buck converter case.
The controllability matrices for each subsystem of the boost converter model (3.13) are
given by
C0 =

 0 1L 1LC −RLL2
− 1
C
0 0 1
LC

 , C1 =

 0 1L 0 −RLL2
− 1
C
0 0 0

 . (3.14)
It is obvious that both C0 and C1 are of rank 2. Controllability is proved.
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3.3.1 Open-loop design verification
Here, the open-loop verification method is applied to the boost converter shown in
Fig. 3.11, with parameters given in Table 3.6. The function of this converter is to step up
12 V dc to 48 V dc. Equation (3.7) describes the bounds on the converter inputs. As
before, for computational purposes, Ωw is assumed to be the minimum volume ellipsoid
that contains the set of all possible inputs. For this case, only one ellipsoid is used to
bound the input space. The Q matrix corresponding to Ωw for this case is given by
Q =

 0.1250 0.0000
0.0000 0.0200

 , (3.15)
where Ωw is centered at [Ic, Vc]
′. The open-loop switching function for this converter is
also given by (3.10).
Table 3.6: Open-Loop Boost Converter Parameters
Parameter Value
RL [Ω] 0.2
L [H] 50e-6
C [F] 200e-6
f [kHz] 200
D 0.79
Vc [V] 12
Qv [V] 0.1
Ic [A] 2
Qi [A] 0.25
λ [%] 5
Design Verification Results
The system given in (2.18) was solved using Algorithm 1 for η1 = [1, 0]
′ and
η2 = [0, 1]
′, for a sufficiently long period of time to allow the bounding ellipsoids to come
to a steady state. Figure 3.12 shows the steady-state open-loop reach set for the boost
converter with parameters given in Table 3.6. As before, two sets of ellipsoids, one for each
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η (indicated on the figure), are shown for selected points in time during one switching
period of the converter’s steady-state operation. Also shown, by the dotted black traces, is
the output voltage tolerance as specified by the converter design requirements. The
steady-state reach set of the converter is completely contained within the acceptable region.
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Figure 3.12: Steady-State Open-Loop Reach Set for the Boost Converter of Table 3.6.
Monte Carlo Analysis
A Monte Carlo analysis was performed, as in the previous cases, in order to verify
the open-loop boost converter design of Table 3.6. The computation times for each
simulation and for the reach set computation are listed in Table 3.7.
Table 3.7: Open-Loop Boost Converter Monte Carlo Analysis Computation Times
Number of Trajectories Computation Time in Minutes
100 0.9015
1000 16.7065
10,000 169.8644
Reach Set Computation 38.1993
50
Figure 3.13 shows the bounding ellipsoids as given in Fig. 3.12, the results of the
1000 trajectory Monte Carlo analysis (1), and a hand-picked (i.e., not produced by the
Monte Carlo analysis) converter trajectory (2). The results given in Table 3.7 and Fig.
3.13 are similar to those given in the case of the open-loop buck converter. Once again, the
reachability-based verification methodology produced a more complete and
computationally tractable result than the Monte Carlo analysis.
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Figure 3.13: Open-Loop Reach Set, Monte Carlo Analysis (1), and Hand-Picked Converter
Trajectory (2) for the Boost Converter of Table 3.2.
3.3.2 Closed-loop design verification
Here, the closed-loop verification method is applied to a boost converter that uses a
static linear switching boundary to step up 12 V dc to 48 V dc. A practical problem with
boundary control of power electronics converters is that as the converter trajectory
converges to the switching boundary, the switching frequency of the converter tends to
infinity. This is commonly known as switch chattering [42]. One method that can be used
51
to mitigate switch chattering is to add a hysteresis band (or dead band) around the
switching surface. For a converter with two possible configurations, the hysteresis band
may be represented in the converter state-space as two separate switching boundaries G1
and G2, where G1 lies below and to the left of G2 in the state-space. The converter then
operates by activating one configuration when the state trajectory is below and to the left
of G1 and then switching to the other configuration when the state trajectory is above and
to the right of G2. When the state trajectory is between the two switching boundaries, the
converter remains in its previous configuration. The switching function for a
hysteresis-controlled converter is given by
σ(t) =


0, K ′ (xref − x) ≤ −ρ
σ(t− τ), −ρ < K ′ (xref − x) ≤ ρ
1, K ′ (xref − x) > ρ, (3.16)
where K = [ki, kv]
′ and xref = [Iref , Vref ] for the boost converter, ρ is a constant that
describes the width of the hysteresis band, and τ is the time delay between successive
computations of the switching function σ(t). For simplicity, it was assumed here that this
time delay is approximately zero.
The closed-loop reachability problem was solved for the boost converter with
switching function given by (3.16) and converter parameters given in Table 3.8. Figure
3.14 shows the reach set for both startup 3.14(a) and steady-state 3.14(b) operation. In
both figures, the switching boundaries G1 and G2 are shown by the solid red lines, where
G1 lies below and to the left of G2, and the set of reachable states Ωx(t) is contained within
the solid blue regions. Figure 3.14(b) also shows a sample converter trajectory in green.
It can be seen in Fig. 3.14(a) that the boost converter with this type of control will
start up by first closing SW1 to charge the inductor. Then, once the state trajectory
reaches G2, a switch action will occur and the inductor current will be discharged into the
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Table 3.8: Closed-Loop Boost Converter Parameters
Parameter Value
RL [Ω] 10e-3
L [H] 50e-6
C [F] 20e-6
Vs[V] 12
Qv [V] 0
Ic [A] 2
Qi [A] 0.25
Vref [V] 48
Iref [A] 4.27
kv 2
ki 10
ρ 5
λ [%] 5
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(a) Reach set during startup for hysteresis-
controlled boost converter.
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(b) Steady-state reach set for hysteresis-controlled
boost converter.
Figure 3.14: Closed-Loop Reach Set for the Hysteresis-Controlled Boost Converter of Table
3.8.
capacitor and the load. Subsequent switch actions will occur to cause the converter state
trajectory to slide down the guards to the steady-state operating region as shown in Fig.
3.14(b). The sample converter trajectory is completely contained within the steady-state
reach set as shown in Fig. 3.14(b). It is obvious that this converter design does not meet
the voltage regulation design requirement.
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3.4 Chapter Summary
In this chapter, application examples of the methodology described in Chapter 2
were presented. Algorithms 1 and 2 were used to verify the design of a buck and a boost
converter operating under both open- and closed-loop control. An extension was made to
Algorithm 2 in order to accommodate for closed-loop control schemes that use multiple
switching surfaces. This was presented by example with a boundary-controlled buck
converter that enters the discontinuous conduction mode and a hysteresis-controlled boost
converter. For each example, the design verification methodology was compared to the
results of a Monte Carlo analysis performed for the particular converter. Computation
times for both methods were compared and, in all cases, the design verification
methodology presented in this thesis proved to be more complete and computationally
tractable than the Monte Carlo analysis. An additional application example is presented in
detail in Chapter 4, in which an open-loop buck converter was physically implemented in
hardware in order to verify the methodology with experimental results.
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Chapter 4
Experimental Validation
This chapter presents an experimental validation of the design verification
methodology detailed in Chapter 2. In this chapter, an open-loop buck converter is
designed and analyzed using the design verification methodology. The buck converter is
then physically implemented in hardware and experimental measurements are compared
against the results of the design verification methodology presented in Chapters 2 and 3.
4.1 Converter Design and Setup
An open-loop buck converter was designed to supply a load at 5 V dc with a 5%
ripple and a source voltage of 12 V dc that may vary by ±0.25 V from the nominal value.
The load may range from 0.5 A to 1.0 A. Figure 4.1 shows a diagram of the converter
circuit and experimental setup. The load was implemented with a controlled dc electronic
load. Switching was controlled in an open-loop manner, in which the the switching signal
σ(t) was generated with a function generator. Two MOSFETs were connected in parallel
in order to implement SW1, but due to difficulties in sharing the current between the
MOSFETs, only one MOSFET was operated during the tests. Table 4.1 gives a complete
list of parts and equipment used in the setup. Figure 4.2 shows a picture of the buck
converter circuit.
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Figure 4.1: Experimental Setup.
Figure 4.2: Buck Converter Circuit.
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Table 4.1: Experimental Setup Parts List
Quantity Part Number/Value Component Description
1 1500µF Capacitor
1 31µH Inductor
2 IRF520 Power MOSFET
1 MUR460 Power Diode
2 MIC4422 Gate Driver IC
1 HP 6060B Electronic Load
1 Kenwood PD56-10AD Regulated DC Power Supply
1 Tektronix TDS3034 Digital Oscilloscope
1 Tektronix TCP202 Current Probe
1 Tektronix P6139A Voltage Probe
4.2 Physical Converter Model
The buck converter model given by Fig. 2.4 and Eq. (2.16) is very basic, sufficient
only to provide a proof of concept that the design verification methodology can be applied
to such systems. In order to obtain results that are consistent with those that would be
observed in an experimental setting, a more detailed model of the converter is required.
Consider the model shown in Fig. 4.3. Here, SW1 is implemented by a MOSFET and SW2
is implemented by a diode. The drain-to-source resistance RDS of the MOSFET and the
diode voltage drop Vd and on-resistance RD are all included in this model.
The dynamic matrices for each configuration of the buck converter model shown in
Fig. 4.3 are given by
A0 =

− (RD+RC+RL)L − 1L
1
C
0

 , B0 =

 RCL 1L
− 1
C
0

 , A1 =

−RLL − 1L
1
C
0

 , B1 =

 RCL 1L
− 1
C
0

 ,(4.1)
where x = [iL, vC ]
′, w0 = [iload, VD]
′, and w1 = [iload, Vs]
′. For simplicity, it was assumed
that the converter does not enter the discontinuous conduction mode.
The actual converter parameters were measured in the laboratory. Table 4.2 gives a
complete list of the measured converter parameters and provides information on the
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Figure 4.3: A More Detailed Model of the Buck Converter.
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uncertainty on the source- and load-side of the converter. These measured parameters were
then used to construct an accurate switched-linear model of the physical system. For the
simulation model, the duty-ratio D that is given in Table 4.2 was tuned to achieve 5 V at
the output with a converter load of 0.5 A. The reachability methodology was then applied
to this model, the results of which are presented in the next section.
Table 4.2: Experimental Buck Converter Model Parameters
Parameter Value
RL [Ω] 0.116
L [H] 31e-6
RC [Ω] 0.110
C [F] 1433e-6
RDS [Ω] 0.27
RD [Ω] 0.04
Vd [V] 1.27
f [kHz] 200
D 0.42
Vc [V] 12
Qv [V] 0.25
Ic [A] 0.75
Qi [A] 0.25
4.3 Experimental Procedure and Results
The converter circuit of Fig. 4.2 was powered with a constant source voltage of 12
V dc (though constant, it is assumed that the supply had some small ripple). The load on
the converter was initially set to 0.5 A via the dc electronic load. Then, the duty-ratio, D,
was tuned to obtain an output voltage of 5 V with a converter load of 0.5 A. In order to
obtain an output voltage of 5 V, the required duty-ratio was 0.68, which was higher than
the duty-ratio used for the simulation model, 0.42 as given in Table 4.2. It was assumed
that the physical buck converter required a higher duty-ratio than the simulation model
due to unmodeled losses and dynamics in the physical converter (e.g. solder joint
resistance, source impedance, switching loss). This discrepancy was considered acceptable.
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Once the output of the converter was tuned, the response of the converter to
random step changes in the load, between 0.5 A and 1.0 A, was observed. In particular,
the converter’s responses to the worst case load steps, from 0.5 A to 1.0 A and from 1.0 A
to 0.5 A, were captured. The inductor current iL and capacitor voltage vC waveforms for
these load step changes are shown in Fig. 4.4. Figure 4.4(a) shows the waveforms for the
step in load from 0.5 A to 1.0 A and Figure 4.4(b) shows the waveforms for the step in
load from 1.0 A to 0.5 A.
The trajectories of Fig. 4.4 and the bounding ellipsoids obtained from the model of
the previous section are plotted in Fig. 4.5, in which the trajectory for the step change in
load from 0.5 A to 1.0 A is shown in 4.5(a) and the trajectory for the step change in load
from 1.0 A to 0.5 A is shown in 4.5(b). In the figures, the trajectories are shown by the red
traces and the bounding ellipsoids are shown in blue. It can be seen that the bounding
ellipsoids provide an acceptable upper-bound on the set of reachable states for the physical
buck converter. In each case, the converter trajectory has an excursion that leaves the
space bounded by the ellipsoids, but this is most likely due to the quantization error in the
oscilloscope used to gather data. For the particular oscilloscope, the smallest quantization
step that could be used to capture dc-coupled signals was 0.01. A smaller quantization step
may result in more accurate measurements. Unmodeled losses and dynamics may have also
caused discrepancies between the simulated buck converter and the physical buck converter.
4.4 Chapter Summary
This chapter presented an experimental validation of the design verification
methodology detailed in Chapter 2. An open-loop buck converter was designed and
analyzed using the design verification methodology. The buck converter was then
physically implemented in hardware and experimental measurements were gathered. It was
shown that the bounding ellipsoids produced by the design verification methodology
60
0 1.67 3.33 5.00 6.67 8.33 10.00 11.67 13.33 15.00 16.67
4
4.5
5
5.5
6
time [µs]
C
a
p
a
ci
to
r
V
o
lt
a
g
e
v
C
[A
]
0 1.67 3.33 5.00 6.67 8.33 10.00 11.67 13.33 15.00 16.67
0
0.5
1
1.5
time [µs]
In
d
u
ct
o
r
C
u
rr
en
t
i L
[A
]
(a) Load Step 1 - 0.5 A to 1.0 A.
0 1.67 3.33 5.00 6.67 8.33 10.00 11.67 13.33 15.00 16.67
4
4.5
5
5.5
time [µs]
C
a
p
a
ci
to
r
V
o
lt
a
g
e
v
C
[A
]
0 1.67 3.33 5.00 6.67 8.33 10.00 11.67 13.33 15.00 16.67
0
0.5
1
1.5
time [µs]
In
d
u
ct
o
r
C
u
rr
en
t
i L
[A
]
(b) Load Step 2 - 1.0 A to 0.5 A.
Figure 4.4: Buck Converter Waveforms Measurements.
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(a) Load Step 1 - 0.5 A to 1.0 A.
4.4 4.6 4.8 5 5.2−0.5
0
0.5
1
1.5
2
Capacitor Voltage vC [V]
In
d
u
ct
or
C
u
rr
en
t
i L
[A
]
(b) Load Step 2 - 1.0 A to 0.5 A.
Figure 4.5: Buck Converter Trajectories in the State Plane Compared to Bounding Ellip-
soids.
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provided an acceptable upper-bound on the set of states reachable by the physical buck
converter. Errors between the physical converter and the simulation model were most
likely introduced by the size of the quantization step of the oscilloscope used to collect data
and unmodeled dynamics and losses. Despite these small errors, the experimental
measurements showed that the design verification methodology has a valid physical basis.
63
Chapter 5
Concluding Remarks and Future
Work
5.1 Conclusion
In this thesis, a method for design verification of power electronics systems subject
to bounded uncertain inputs was proposed. This method, which was described in detail in
Chapter 2, relied on the solution to the reachability problem associated with such systems,
which is the computation of the set of all possible system trajectories that arise from
different initial conditions, uncontrolled inputs, and inherent switching. Design verification
was preformed by verifying that this set, called the reach set, is contained within a region
of the state-space defined by the system performance requirements. Algorithms to solve
the reachability problem for power electronics systems operating under both open-loop and
closed-loop control were provided.
One of the advantages of this technique is that it provides a computationally
tractable solution to the design verification problem for power electronics systems. This
method can substantially reduce the computational burden of the design verification
process. Existing verification techniques generally rely on performing a large number of
simulations in order to capture the behavior of the system for all possible operating
conditions. It was illustrated in Chapter 3 that the methodology proposed in this thesis
has a computational advantage over existing techniques based on Monte Carlo analysis. It
was also shown that the design verification solution obtained from the methodology
proposed in this thesis is more complete than the solution produced by existing methods.
Chapter 4 exhibited that the solutions obtained from this methodology also have a valid
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physical basis. The methodology proposed here can provide a great deal of insight on the
influence of design parameters and control techniques on overall system performance.
5.2 Future Work
It was illustrated in Chapter 3 that the methodology presented in this thesis is well
suited to verify the design of simple power electronics systems. However, additional
problems must be solved in order to apply the methodology to more complex systems.
These problems are as follows. First, an algorithm must be formulated to compute the
reach set for power electronics systems in which the switching signal depends on both the
system states and on time. An example of this is pulse-width modulation control. The
formulation should also be extended to account for controller time delays, which are
typically present in both analog and digital control schemes. Second, the methodology
should be extended to account for structural uncertainty such as uncertain component and
controller parameters and structural changes due to faults in the system. For example, a
resistor may have a 5% rated tolerance, or the reference voltage provided to an analog
control circuit may have some unknown ripple. Also, a fault in a circuit component or the
controller may introduce a structural change in the system. The occurrence of a particular
type of component or controller fault is random, but may be described by a probability
distribution [43]. The methodology may be used to compute the fault coverage, which is
defined as the probability that the system will continue to deliver completely or partially
the functionallity for which it was designed in the presence of a fault [44, 45]. This may
lead to a more reliable system design. Third, the methodology must be scaled to more
complex systems that contain multiple converter circuits. This includes multi-stage
converters and converters configured in series/parallel configurations (e.g. input-series
output-parallel, input-series output-series). Last, the methodology presented here could be
implemented in a software package. It is envisioned that the software would have a
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drag-and-drop interface in which a circuit designer could simply arrange circuit and
controller components on the screen and then click a button to run a reachability analysis
to verify the system design. These problems may be complex, but the methodology
presented in this thesis provides a solid foundation for future research in this area.
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Appendix A
Simulation Code
A.1 buck open loop1.m
%% buck_open_loop1.m
close all;
clear all;
ellipsoids_init;
global ellOptions;
ellOptions.verbose = 0;
ellOptions.time_grid = 5;
ellOptions.plot2d_grid = 2000;
max_count = 10000; % number of switches to run the simulation for
%% Converter Parameters
RC = 0; % Capacitor ESR
RL = 0.1; % Inductor Series Resistance
L = 12e-6; % Inductor Value
C = 1.5e-3; % Capacitor Value
Vin = 12; % V_c
Vrange = 0.1; % Q_v
Icenter = 4; % I_c
Irange = 1; % Q_i
Vout = 5; % Desired Output Voltage
freq = 250e3; % Switching Frequency
D = (Vout+RL*Icenter)/Vin; % Duty Ratio
T = 1/freq; % Switching Period
lambda = 0.05; % Voltage Regulation Spec
%% Bounding The Input Ellipsoid
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x1 = Vin-Vrange;
x2 = Vin+Vrange;
y1 = Icenter-Irange;
y2 = Icenter+Irange;
V = [x1 x2 x1 x2; y1 y2 y2 y1]; % set of points bounding the input space
e = ell_enclose(V); % single bounding ellipsoid
% plot the input space and bounding ellipsoid
o.width = 3;
o.color = ’r’;
figure;
hold on;
plot(e,o);
plot([x1 x1], [y1 y2], ’LineWidth’, 3);
plot([x2 x2], [y1 y2], ’LineWidth’, 3);
plot([x1 x2], [y1 y1], ’LineWidth’, 3);
plot([x1 x2], [y2 y2], ’LineWidth’, 3);
axis([11.75 12.25 2 6]);
set(gca,’fontsize’,32,’fontname’,’times new roman’); ...
xl=xlabel(’Source Voltage $V_s$ [V] ’,’fontsize’,32,’fontname’,...
’times new roman’);
set(xl,’Interpreter’,’latex’);
yl=ylabel(’Load Current $i_{load}$ [A]’,’fontsize’,32,’fontname’,...
’times new roman’);
set(yl,’Interpreter’,’latex’);hold on
set(gca,’box’,’on’);
set(gca, ’position’, [0.129 0.154 0.776 0.771]);
A = [0 1/C; -1/L -(RL+RC)/L]; % A_0 and A_1
B1 = [0 -1/C; 1/L RC/L]; % B_0
B2 = [0 -1/C; 0/L RC/L]; % B_1
X0 = ellipsoid([5; 4], [1e-6 0; 0 1e-6]); %initial condition
L0 = eye(2);
S1 = linsys(A,B1,e); %Q1 Closed, Q2 Open
S2 = linsys(A,B2,e); %Q1 Open, Q2 Closed
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t_start = cputime; % computation start time
RS1 = reach(S1, X0, L0, D*T);
RS2 = evolve(RS1, T, S2);
for i = 1:max_count
RS1 = evolve(RS2, i*T+D*T, S1);
RS2 = evolve(RS1, i*T+T, S2);
end
t_end = cputime; % computation end time
%% Plot the Solution and Design Requirements
figure;
hold on;
plot(EA1, ’b’);
plot(EA2, ’b’);
line1x = [Vout*(1-lambda) Vout*(1-lambda)];
line2x = [Vout*(1+lambda) Vout*(1+lambda)];
line1y = [-10 15];
line2y = [-10 15];
plot(line1x, line1y, ’Color’, ’red’, ’LineWidth’, 3, ’LineStyle’, :);
plot(line2x, line2y, ’Color’, ’red’, ’LineWidth’, 3, ’LineStyle’, :);
axis([4.5 5.5 -5 15])
set(gca,’fontsize’,32,’fontname’,’times new roman’); ...
xl=xlabel(’Capacitor Voltage $v_C$ [V] ’,’fontsize’,32,’fontname’,...
’times new roman’);
set(xl,’Interpreter’,’latex’);
yl=ylabel(’Inductor Current $i_L$ [A]’,’fontsize’,32,’fontname’,...
’times new roman’);
set(yl,’Interpreter’,’latex’);hold on
set(gca,’box’,’on’);
set(gca, ’position’, [0.129 0.154 0.776 0.771]);
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A.2 boost open loop.m
%% boost_open_loop.m
close all;
clear all;
ellipsoids_init;
global ellOptions;
ellOptions.verbose = 0;
ellOptions.time_grid = 10;
ellOptions.plot2d_grid = 2000;
RC = 0;
RL = 0.2;
L = 50e-6;
C = 20e-5;
Vin = 12;
Vrange = 0.1;
Vout = 48;
Icenter = 2;
Irange = 0.25;
freq = 200e3;
D = 0.79;
T = 1/freq;
max_count = 10000;
x1 = Vin-Vrange;
x2 = Vin+Vrange;
y1 = Irange-Irange;
y2 = Irange+Irange;
V = [x1 x2 x1 x2; y1 y2 y2 y1];
e = ell_enclose(V);
A1 = [0 0; 0 -RL/L];
A2 = [0 1/C; -1/L -RL/L];
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B1 = [0 -1/C; 1/L 0];
B2 = B1;
U1 = e;
U2 = e;
X0 = ellipsoid([0; 0], [1e-6 0; 0 1e-6]);
L0 = eye(2);
S1 = linsys(A1,B1,U1);
S2 = linsys(A2,B2,U2);
t_start = cputime;
RS1 = reach(S1, X0, L0, D*T);
RS2 = evolve(RS1, T, S2);
EA = get_ea(RS2);
for i = 1:max_count
RS1 = evolve(RS2, i*T+D*T, S1);
RS2 = evolve(RS1, i*T+T, S2);
EA1 = get_ea(RS1);
EA2 = get_ea(RS2);
end
t_end = cputime;
figure;
h = gca;
hold on;
plot(EA1, ’b’);
plot(EA2, ’b’);
line1x = [48*0.95 48*0.95];
line2x = [48*1.05 48*1.05];
line1y = [-10 15];
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line2y = [-10 15];
plot(line1x, line1y, ’Color’, ’black’, ’LineWidth’, 3, ’LineStyle’, :);
plot(line2x, line2y, ’Color’, ’black’, ’LineWidth’, 3, ’LineStyle’, :);
axis([44 52 6 14])
set(gca,’fontsize’,32,’fontname’,’times new roman’); ...
xl=xlabel(’Capacitor Voltage $v_C$ [V] ’,’fontsize’,32,’fontname’,...
’times new roman’);
set(xl,’Interpreter’,’latex’);
yl=ylabel(’Inductor Current $i_L$ [A]’,’fontsize’,32,’fontname’,...
’times new roman’);
set(yl,’Interpreter’,’latex’);hold on
set(gca,’box’,’on’);
set(gca, ’position’, [0.129 0.154 0.776 0.771]);
leg = legend(’$\eta = [0~1]’’$’, ’$\eta = [1~0]’’$’,’Location’,’Best’);
set(leg, ’Interpreter’, ’latex’);
A.3 buck closed loop.m
%% buck_closed_loop.m
close all;
clear all;
ellipsoids_init;
global ellOptions;
ellOptions.verbose = 0;
ellOptions.plot2d_grid = 100;
ellOptions.time_grid = 100;
t_start = cputime;
RC = 0;
RC1 = 0;
RL = 10e-3;
L = 50e-6;
C = 44.1e-6;
Vin = 12;
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Icenter = 2;
Irange = 2;
Vout = 5;
freq = 200e3;
D = Vout/Vin;
T = 1/freq;
A = [0 1/C; -1/L -(RL+RC)/L];
B1 = [0 -1/C; 1/L RC/L];
B2 = [-1/C; RC/L];
B3 = [-1/C; 0];
U1 = ellipsoid([Vin; Icenter], [1e-6 0; 0 Irange^2]);
U2 = ellipsoid(Icenter, Irange^2);
X0 = ellipsoid([0; 0], [1e-6 0; 0 1e-6]);
L0 = [1 1; 1 1];
S1 = linsys(A,B1,U1);
S2 = linsys(A,B2,U2);
S3 = linsys([0 0; 0 0], B3, U2);
GRD = hyperplane([-100; -25], -600);
DCM = hyperplane([0; 1], 0);
ffrs = reach(S1, X0, L0, 20/freq);
clear X0;
[EA1, tt1] = get_ea(ffrs);
clear ffrs;
[p1, p2] = get_intersection_points(EA1, GRD);
figure;
hold on;
plot(get_intersecting2(EA1, GRD));
plot(GRD);
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plot(DCM);
set(gca,’fontsize’,32,’fontname’,’times new roman’); ...
xl=xlabel(’Capacitor Voltage $v_C$ [V] ’,’fontsize’,32,’fontname’,...
’times new roman’);
set(xl,’Interpreter’,’latex’);
yl=ylabel(’Inductor Current $i_L$ [A]’,’fontsize’,32,’fontname’,...
’times new roman’);
set(yl,’Interpreter’,’latex’);hold on
set(gca,’box’,’on’);
set(gca, ’position’, [0.129 0.154 0.776 0.771]);
title(’ ’);
I = ellipsoid(0.5*[p1(1)+p2(1); p1(2)+p2(2)],2*[(p1(1) - ...
(p1(1)+p2(1))/2)^2 0; 0 (p1(2) - (p1(2)+p2(2))/2)^2]);
I = hpintersection(I, GRD);
ellOptions.time_grid = 100;
rs2 = reach(S2, I, L0, 25/freq);
EA2 = get_ea(rs2);
clear rs2;
figure;
hold on;
plot(get_intersecting2(EA2, GRD));
plot(GRD);
plot(DCM);
set(gca,’fontsize’,32,’fontname’,’times new roman’); ...
xl=xlabel(’Capacitor Voltage $v_C$ [V] ’,’fontsize’,32,’fontname’,...
’times new roman’);
set(xl,’Interpreter’,’latex’);
yl=ylabel(’Inductor Current $i_L$ [A]’,’fontsize’,32,’fontname’,...
’times new roman’);
set(yl,’Interpreter’,’latex’);hold on
set(gca,’box’,’on’);
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set(gca, ’position’, [0.129 0.154 0.776 0.771]);
title(’ ’);
for i = 1:10;
disp(num2str(i));
sw = 10;
[p1, p2] = get_intersection_points(EA2, GRD);
if (p1(2) < 0)
p1(2) = 0;
p1(1) = 6;
end
if (p2(2) < 0)
p2(2) = 0;
p2(1) = 6;
end
if (i == 10)
ellOptions.time_grid = 15;
end
I = ellipsoid(0.5*[p1(1)+p2(1); p1(2)+p2(2)],2*[(p1(1) - ...
(p1(1)+p2(1))/2)^2 0; 0 (p1(2) - (p1(2)+p2(2))/2)^2]);
I = hpintersection(I, GRD);
rs1 = reach(S1, I, L0, sw/freq);
EA1 = get_ea(rs1);
clear rs1;
[p1, p2] = get_intersection_points(EA1, GRD);
if (p1(2) < 0)
p1(2) = 0;
p1(1) = 6;
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end
if (p2(2) < 0)
p2(2) = 0;
p2(1) = 6;
end
I = ellipsoid(0.5*[p1(1)+p2(1); p1(2)+p2(2)],2*[(p1(1) - ...
(p1(1)+p2(1))/2)^2 0; 0 (p1(2) - (p1(2)+p2(2))/2)^2]);
I = hpintersection(I, GRD);
rs2 = reach(S2, I, L0, sw/freq);
EA2 = get_ea(rs2);
clear rs2;
end
t_end = cputime;
o.width = 3;
figure;
hold on;
o1.width = 2;
o1.color = ’b’;
o2 = o1;
o2.color = ’g’;
plot(EA1, o1);
plot(EA2, o2);
plot(GRD, o);
plot(DCM, o);
axis([4 8 0 6])
set(gca,’fontsize’,32,’fontname’,’times new roman’); ...
xl=xlabel(’Capacitor Voltage $v_C$ [V] ’,’fontsize’,32,’fontname’,...
’times new roman’);
set(xl,’Interpreter’,’latex’);
yl=ylabel(’Inductor Current $i_L$ [A]’,’fontsize’,32,’fontname’,...
’times new roman’);
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set(yl,’Interpreter’,’latex’);hold on
set(gca,’box’,’on’);
set(gca, ’position’, [0.129 0.154 0.776 0.771]);
title(’ ’);
figure;
hold on;
plot(GRD,o);
plot(DCM, o);
[a, b] = get_intersection_points(EA1, GRD);
left = [];
right = [];
for i = 0:0.05:b(2)
h_plane = hyperplane([0; 1], i);
[p1, p2] = get_intersection_points(EA1, h_plane);
[p3, p4] = get_intersection_points(EA2, h_plane);
left = [left [p2(1); p2(2)]];
right = [right [p3(1); p3(2)]];
end
plot(left(1, :), left(2, :));
plot(right(1, :), right(2, :));
plot(DCM, o);
axis([4 8 0 6])
set(gca,’fontsize’,32,’fontname’,’times new roman’); ...
xl=xlabel(’Capacitor Voltage $v_C$ [V] ’,’fontsize’,32,’fontname’,...
’times new roman’);
set(xl,’Interpreter’,’latex’);
yl=ylabel(’Inductor Current $i_L$ [A]’,’fontsize’,32,’fontname’,...
’times new roman’);
set(yl,’Interpreter’,’latex’);hold on
set(gca,’box’,’on’);
77
set(gca, ’position’, [0.129 0.154 0.776 0.771]);
title(’ ’);
A.4 boost closed loop.m
close all;
clear all;
ellipsoids_init;
global ellOptions;
ellOptions.verbose = 0;
ellOptions.plot2d_grid = 50;
ellOptions.time_grid = 400;
RC = 0;
RL = 0.01;
L = 50e-6;
C = 20e-6;
Vin = 12;
Icenter = 1;
Irange = 0.25;
Vout = 48;
freq = 200e3;
D = Vout/Vin;
T = 1/freq;
i_test = 0:0.5:17;
v_test1 = 48-0.5*(10*(i_test-4.27)+5);
v_test2 = 48-0.5*(10*(i_test-4.27)-5);
A1 = [0 0; 0 -RL/L];
A2 = [0 1/C; -1/L -RL/L];
B1 = [0 -1/C; 1/L 0];
B2 = B1;
B3 = [0 0; 1/L 0]; %during startup only, capacitor uncharged
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U1 = ellipsoid([Vin; Icenter], [0.25^20 0; 0 Irange^2]);
U2 = U1;
X0 = ellipsoid([0; 14.37], [0 0; 0 0]);
L0 = [1 1; 1 1];
S1 = linsys(A1,B1,U1);
S2 = linsys(A2,B2,U2);
S3 = linsys(A1,B3,U1);
GRD1 = hyperplane([-2; -10], -(2*48+10*4.27)+5); %bottom grd
GRD2 = hyperplane([-2; -10], -(2*48+10*4.27)-5); %top grd
DCM = hyperplane([0; 1], 0);
ffrs = reach(S2, X0, L0, 12/freq);
clear X0;
EA1 = get_ea(ffrs);
clear ffrs;
ellOptions.time_grid = 200;
[p1, p2] = get_intersection_points_new(EA1, GRD1);
I = ellipsoid(0.5*[p1(1)+p2(1); p1(2)+p2(2)],2*[(p1(1) - ...
(p1(1)+p2(1))/2)^2 0; 0 (p1(2) - (p1(2)+p2(2))/2)^2]);
I = hpintersection(I, GRD1);
rs2 = reach(S1, I, L0, 2/freq);
EA2 = get_ea(rs2);
clear rs2;
figure;
h = gcf;
hold on;
plot(v_test1, i_test, ’Color’, ’red’, ’LineWidth’, 4);
plot(v_test2, i_test, ’Color’, ’red’, ’LineWidth’, 4);
plot(get_intersecting2(EA1,GRD1), ’b’);
plot(get_intersecting2(EA2, GRD2), ’b’);
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ellOptions.time_grid = 400;
for i = 1:1200
if(mod(i, 100) == 0)
disp(num2str(i));
end
[p1, p2] = get_intersection_points_new(EA2, GRD2);
I = ellipsoid(0.5*[p1(1)+p2(1); p1(2)+p2(2)],2*[(p1(1) - ...
(p1(1)+p2(1))/2)^2 0; 0 (p1(2) - (p1(2)+p2(2))/2)^2]);
I = hpintersection(I, GRD2);
rs1 = reach(S2, I, L0, 0.5/freq);
EA1 = get_ea(rs1);
clear rs2;
[p1, p2] = get_intersection_points_new(EA1, GRD1);
I = ellipsoid(0.5*[p1(1)+p2(1); p1(2)+p2(2)],2*[(p1(1) - ...
(p1(1)+p2(1))/2)^2 0; 0 (p1(2) - (p1(2)+p2(2))/2)^2]);
I = hpintersection(I, GRD1);
rs2 = reach(S1, I, L0, 2/freq);
EA2 = get_ea(rs2);
clear rs2;
end
axis([0 60 0 18]) % This is to set the limits for the axis
set(gca,’fontsize’,32,’fontname’,’times new roman’); ...
xl=xlabel(’Capacitor Voltage $v_C$ [V] ’,’fontsize’,32,’fontname’,...
’times new roman’);
set(xl,’Interpreter’,’latex’);
yl=ylabel(’Inductor Current $i_L$ [A]’,’fontsize’,32,’fontname’,...
’times new roman’);
set(yl,’Interpreter’,’latex’);hold on
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set(gca,’box’,’on’);
set(gca, ’position’, [0.129 0.154 0.776 0.771]);
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Appendix B
Simulation Parameters
Tables B.1 to B.4 provide a complete description of the software and hardware used
to perform the computations and simulations presented in Chapter 3. The list of the
software used in this thesis is given in Table B.1. A description of the simulation platform
is given in Table B.2. Complete lists of the Ellipsoidal Toolbox and Simulink parameters
are given in Tables B.3 and B.4, respectively.
Table B.1: Description of Software/Simulation Tools Used
Software/Simulation Tool Version
MATLAB/Simulink R2008b (7.7.0.471)
PLECS 2.1
Ellipsoidal Toolbox for MATLAB 1.1.1
Table B.2: Description of Simulation Platform
Hardware Specifications
CPU Intel Pentium M - 1.70 GHz
RAM 1.0 GB
Operating System Microsoft Windows XP Pro SP3
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Table B.3: Ellipsoidal Toolbox Parameters
Parameter Value
verbose 0
abs tol 1.000e-007
rel tol 1.000e-006
time grid simulation specifica
ode solver 1
norm control on
ode solver options 0
nlcp solver 0
plot2d grid 2000
plot3d grid 200
aSee Appendix A for specific settings.
Table B.4: Simulink Solver Parameters
Parameter Value
Type Variable-Step
Solver ode45 (Dormand-Prince)
Max Step Size 1.000e-006
Min Step Size 1.000e-009
Initial Step Size auto
Relative Tolerance 1.000e-006
Absolute Tolerance auto
Shape Preservation Disable All
Number of Consecutive Min Steps 1
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